Design and Implementation of Robust Router with Cache Memory using VLSI
نویسندگان
چکیده
منابع مشابه
VLSI Based Robust Router Architecture
In this paper, we introduce networking solution by using VLSI architecture techniques to router design for networking system to provide control over the network. We attempts to overcome latency and time reduction issue and can provide multipurpose networking router by means of verilog and it was synthesized in Xilinx 13.2 version, simulated Modelsim 10.0 version. The approach enables the router...
متن کاملVLSI Implementation of a Wormhole Router Using Virtual Channels
In this paper, we present the VU1 design of a router chip which implements wormhole routing using virtual channels. The router chip is intended for high-speed interconnection network in parallel processors, and is capable of handling any interconnection network which is achieved by providing the routingfwrction as a RAM based look up table. The architectural description of the chip is provided....
متن کاملDesign & Implementation of DDFS Using VLSI Technology
CORDIC algorithms have long been used in digital signal processing for calculating trigonometric, hyperbolic, logarithmic and other transcendental functions. The algorithm requires only shift and add operations and this simplicity encourages its implementation in hardware. Traditional CORDIC architectures have focused on radix-2 implementations because of their higher accuracy. However these ar...
متن کاملNetwork Processor based Router and the Cache Design: Implementation and Evaluation
High performance routers are mostly implemented with network processors because of their software programmability, hardware computation power, and high bandwidth interface design. In this paper, a 5-dimensional packet classification algorithm based on the hierarchal binary prefix search is first implemented in IXP1200 network processor. Our classification implementation is faster and smaller th...
متن کاملRouter Cache Processor Cache Controller
The goal of the Alewife experiment is to demonstrate that a parallel computer system can be made both scalable and easily programmable. Scalability will be achieved through an architecture that allows the exploitation of locality. That is, for programs that display communication locality, scalable machines can o er proportionally better performance with more processing nodes. A program running ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2019
ISSN: 2321-9653
DOI: 10.22214/ijraset.2019.6443